𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Reconfigurable Architecture for Deinterlacer based on Algorithm/Architecture Co-Design

✍ Scribed by Gwo Giun Lee; Ming-Jiun Wang; Bo-Han Chen; JiunFu Chen; Ping-Keng Jao; Ching Jui Hsiao; Ling-Fei Wei

Publisher
Springer US
Year
2009
Tongue
English
Weight
488 KB
Volume
63
Category
Article
ISSN
1939-8018

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Design of a reconfigurable VLSI processo
Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture
✍ Yoshichika Fujioka; Michitaka Kameyama πŸ“‚ Article πŸ“… 1999 πŸ› John Wiley and Sons 🌐 English βš– 339 KB πŸ‘ 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Towards Structured Parallel Computing on
Towards Structured Parallel Computing on Architecture-Independent Parallel Algorithm Design for Distributed-Memory Architectures
✍ Feng Gao πŸ“‚ Article πŸ“… 1996 πŸ› Elsevier Science 🌐 English βš– 403 KB

This paper introduces an architecture-independent, hierarchical approach to algorithm design on distributed-memory architectures, in contrast to the current trend of tailoring algorithms towards specific architectures. We show that, rather surprisingly, this new approach can achieve uniformity witho