✦ LIBER ✦

Readout ASIC for ILC-FPCCD vertex detector

✍ Scribed by Yosuke Takubo; Akiya Miyamoto; Hirokazu Ikeda; Hitoshi Yamamoto; Kennosuke Itagaki; Tadashi Nagamine; Yasuhiro Sugimoto

Publisher: Elsevier Science
Year: 2010
Tongue: English
Weight: 236 KB
Volume: 623
Category: Article
ISSN: 0168-9002
DOI: 10.1016/j.nima.2010.03.046

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CCD-based vertex detector for ILC

✍ Konstantin D. Stefanov 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 246 KB

Radiation hardness of CCD vertex detecto

Radiation hardness of CCD vertex detectors for the ILC

✍ A. Sopczak; K. Bekhouche; C. Bowdery; C. Damerell; G. Davies; L. Dehimi; T. Gree 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 269 KB

First results with prototype ISIS device

First results with prototype ISIS devices for ILC vertex detector

✍ C. Damerell; Z. Zhang; R. Gao; Jaya John John; Y. Li; A. Nomerotski; A. Holland; 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 907 KB

HEXITEC ASICâa pixellated readout chip

HEXITEC ASICâa pixellated readout chip for CZT detectors

✍ Jones, Lawrence; Seller, Paul; Wilson, Matthew; Hardie, Alec 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 271 KB

A 3D deep n-well CMOS MAPS for the ILC v

A 3D deep n-well CMOS MAPS for the ILC vertex detector

✍ L. Gaioni; M. Manghisoni; L. Ratti; V. Re; G. Traversi 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 262 KB

This work presents the features of a new kind of deep n-well monolithic active pixel sensor (DNW-MAPS), called SDR1 (Sparsified Data Readout), which exploits the capabilities of vertical integration (3D) processing in view of the design of a high granularity detector for vertexing applications at th

Low noise design of readout electronics

Low noise design of readout electronics for microstrip vertex detectors

✍ P.F. Manfredi; V. Re; V. Speziali; D. Marioli 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 510 KB