A 3D deep n-well CMOS MAPS for the ILC vertex detector

✍ Scribed by L. Gaioni; M. Manghisoni; L. Ratti; V. Re; G. Traversi

• Publisher: Elsevier Science
• Year: 2010
• Tongue: English
• Weight: 262 KB
• Volume: 617
• Category: Article
• ISSN: 0168-9002
• DOI: 10.1016/j.nima.2009.09.041

✦ Synopsis

This work presents the features of a new kind of deep n-well monolithic active pixel sensor (DNW-MAPS), called SDR1 (Sparsified Data Readout), which exploits the capabilities of vertical integration (3D) processing in view of the design of a high granularity detector for vertexing applications at the International Linear Collider (ILC).

SDR1 inherits and extends the functional capabilities of DNW-MAPS fabricated in planar (2D) CMOS technology and is expected to show better collection efficiency with respect to 2D versions. The aim of the paper is to outline the features of analog and digital architecture of the SDR1 chip, together with circuit simulations data. Also some device simulation results concerning detection efficiency will be discussed.