✦ LIBER ✦

RAPID PROTOTYPING - Area efficient FIR filters for high speed FPGA implementation

✍ Scribed by Macpherson, K.N.; Stewart, R.W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient FIR filter architectures suita

✍ Evans, J.B. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 348 KB

FPGA realization of FIR filters for high

✍ Jiafeng Xie; Jianjun He; Guanzheng Tan 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 742 KB

Low power and high-speed implementation

✍ Vinod, A.P.; Lai, E.M.-K. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 450 KB

An area-efficient path memory structure

✍ E. Paaske; S. Pedersen; J. Sparsø 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 916 KB

[Communications in Computer and Informat

✍ Meghanathan, Natarajan; Boumerdassi, Selma; Chaki, Nabendu; Nagamalai, Dhinahara 📂 Article 📅 2010 🏛 Springer Berlin Heidelberg ⚖ 230 KB

[Presses Polytech. Univ. Romandes ISCAS

✍ Gustafsson, O.; Johansson, H.; Wanhammar, L. 📂 Article 📅 2000 🏛 Presses Polytech. Univ. Romandes ⚖ 381 KB