Quantifying Error in Dynamic Power Estimation of CMOS Circuits
β Scribed by Puneet Gupta; Andrew B. Kahng; Swamy Muddu
- Book ID
- 106342243
- Publisher
- Springer
- Year
- 2005
- Tongue
- English
- Weight
- 438 KB
- Volume
- 42
- Category
- Article
- ISSN
- 0925-1030
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
An e$cient analytical method for calculating the propagation delay and the short-circuit power dissipation of CMOS gates is introduced in this paper. Key factors that determine the operation of a gate, such as the di!erent modes of operation of serially connected transistors, the starting point of c
Leakage currents are gaining importance as design parameters in nanometer CMOS technologies. A novel leakage current estimation method, which takes into account the dependency of leakage mechanisms, is proposed for general CMOS complex gates, including non-series-parallel transistor arrangements, no
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by