✦ LIBER ✦

Punchthrough in Josephson logic devices

✍ Scribed by Harris, E.; Chang, W.

Book ID: 114645120
Publisher: IEEE
Year: 1981
Tongue: English
Weight: 475 KB
Volume: 17
Category: Article
ISSN: 0018-9464
DOI: 10.1109/tmag.1981.1060940

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Punchthrough analysis of Josephson logic

Punchthrough analysis of Josephson logic circuits

✍ Harris, E.; Chang, W. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 368 KB

Logic devices based on inductive Josephs

Logic devices based on inductive Josephson logics

✍ K. F. Loe; N. Ohsawa; E. Goto 📂 Article 📅 1988 🏛 Springer 🌐 English ⚖ 301 KB

Low-probability punchthrough in Josephso

Low-probability punchthrough in Josephson junctions

✍ Jewett, R.; Van Duzer, T. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 365 KB

Punchthrough in a Josephson junction. Me

Punchthrough in a Josephson junction. Mechanical analog

✍ James A. Blackburn; Zhou-jing Yang; S. Vik; H.J.T. Smith 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 216 KB

Monte Carlo analysis of Josephson logic

Monte Carlo analysis of Josephson logic devices

✍ Heidel, D. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 444 KB

Punchthrough limits in MOS devices

✍ K.Y. Tong 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 363 KB

A two-dimensional analytical model has been developed to predict the minimum channel length of a MOST when punchthrough just starts to occur. Our model shows the dependence of the minimum channel length on all device parameters and biasing voltages, and is verified by numerical simulation results. I