✦ LIBER ✦

Prototyping Multiprocessor System-on-Chip Applications: A Platform-Based Approach

✍ Scribed by Senouci, Benaoumeur; Bouchhima, Aimen; Rousseau, FrÃ©dÃ©ric; Petrot, FrÃ©dÃ©ric; Jerraya, Ahmed

Book ID: 114579819
Publisher: IEEE
Year: 2007
Tongue: English
Weight: 402 KB
Volume: 8
Category: Article
ISSN: 1541-4922
DOI: 10.1109/mdso.2007.28

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Parallel low-density parity check decodi

Parallel low-density parity check decoding on a network-on-chip-based multiprocessor platform

✍ Hu, W.-H.; Chen, C.-Y.; Bahn, J.H.; Bagherzadeh, N. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 402 KB

Towards SoC Validation Through Prototypi

Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform

✍ Arif Sasongko; Amer Baghdadi; Frederic Rousseau; Ahmed Amine Jerraya 📂 Article 📅 2003 🏛 Springer US 🌐 English ⚖ 273 KB

Distributed bus arbitration algorithm co

Distributed bus arbitration algorithm comparison on FPGA-based MPEG-4 multiprocessor system on chip

✍ Kulmala, A.; Salminen, E.; Hamalainen, T.D. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 568 KB

A GA-based design space exploration fram

A GA-based design space exploration framework for parameterized system-on-a-chip platforms

✍ Ascia, G.; Catania, V.; Palesi, M. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 1001 KB

Microfluidic lab-on-a-chip systems based

Microfluidic lab-on-a-chip systems based on polymers—fabrication and application

✍ Andreas E Guber; Mathias Heckele; Dirk Herrmann; Alban Muslija; Volker Saile; Lu 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 589 KB

Design of the ANTARES LCM-DAQ board test

Design of the ANTARES LCM-DAQ board test bench using a FPGA-based system-on-chip approach

✍ S. Anvar; P. Kestener; H. Le Provost 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 133 KB

The System-on-Chip (SoC) approach consists in using state-of-the-art FPGA devices with embedded RISC processor cores, highspeed differential LVDS links and ready-to-use multi-gigabit transceivers allowing development of compact systems with substantial number of IO channels. Required performances ar