✦ LIBER ✦

Prolog to a survey of circuit innovations in ferroelectric random-access memories

✍ Scribed by Esch, J.

Book ID: 118694427
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 15 KB
Volume: 88
Category: Article
ISSN: 0018-9219
DOI: 10.1109/jproc.2000.849163

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A survey of circuit innovations in ferro

A survey of circuit innovations in ferroelectric random-access memories

✍ Sheikholeslami, A.; Gulak, P.G. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 416 KB

Circuit implementations of the different

Circuit implementations of the differential capacitance read scheme (DCRS) for ferroelectric random-access memories (FeRAM)

✍ Eslami, Y.; Sheikholeslami, A.; Masui, S.; Endo, T.; Kawashima, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 909 KB

Parallel testing of parametric faults in

Parallel testing of parametric faults in a three-dimensional dynamic random-access memory: P Mazumder (Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA) IEEE J. Solid State Circuits (USA), vol. 23, no. 4, pp. 933–941 (Aug. 1988)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 99 KB

A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl