✦ LIBER ✦

Predicting Signal Degeneration and Gate Compatibility in Logic Circuits

✍ Scribed by Pierce, William H.

Book ID: 117903353
Publisher: Institute of Electrical and Electronics Engineers
Year: 1963
Tongue: English
Weight: 787 KB
Volume: EC-12
Category: Article
ISSN: 0367-7508
DOI: 10.1109/pgec.1963.263541

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

R64-18 Predicting Signal Degeneration an

R64-18 Predicting Signal Degeneration and Gate Compatibility in Logic Circuits

✍ Gray, H.J. 📂 Article 📅 1964 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 561 KB

Signal Propagation and Logic Gating in N

Signal Propagation and Logic Gating in Networks of Integrate-and-Fire Neurons

✍ Vogels, T. P. 📂 Article 📅 2005 🏛 Society for Neuroscience 🌐 English ⚖ 793 KB

Large Within-Die Gate Delay Variations i

Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature

✍ Takahashi, Ryo; Takata, Hidehiro; Yasufuku, Tadashi; Fuketa, Hiroshi; Takamiya, 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 234 KB

COMT genotype predicts BOLD signal and n

COMT genotype predicts BOLD signal and noise characteristics in prefrontal circuits

✍ Georg Winterer; Francesco Musso; Goran Vucurevic; Peter Stoeter; Andreas Konrad; 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 471 KB

Hexagonal binary decision diagram quantu

Hexagonal binary decision diagram quantum logic circuits using Schottky in-plane and wrap-gate control of GaAs and InGaAs nanowires

✍ Hideki Hasegawa; Seiya Kasai 📂 Article 📅 2001 🏛 Elsevier Science 🌐 English ⚖ 182 KB

A Wired-AND Current-Mode Logic Circuit T

A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC

✍ Ismail Enis Ungan; Murat Acskar 📂 Article 📅 1997 🏛 Springer 🌐 English ⚖ 140 KB