✦ LIBER ✦

Power-gating technique for network-on-chip buffers

✍ Scribed by Casu, M.R.; Zamboni, M.; Yadav, M.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On-chip power-supply network optimizatio

✍ Kai Wang; Marek-Sadowska, M. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 386 KB

Buffer planning for application-specific

✍ ShouYi Yin; LeiBo Liu; ShaoJun Wei 📂 Article 📅 2009 🏛 Science in China Press (SCP) 🌐 English ⚖ 747 KB

An Innovative Power-Gating Technique for

✍ Masud H. Chowdhury; Pervez Khaled; Juliana Gjanci 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 702 KB

Applying CDMA Technique to Network-on-Ch

✍ Wang, Xin; Ahonen, Tapani; Nurmi, Jari 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 576 KB

An analytical model for Network-on-Chip

✍ Wang, Jian ;Li, Yu-bai ;Wu, Chang 📂 Article 📅 2010 🏛 Higher Education Press and Springer 🌐 English ⚖ 390 KB

Asynchronous switching for low-power net

✍ Magdy A. El-Moursy; Heba A. Shawkey 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 771 KB