✦ LIBER ✦

Asynchronous switching for low-power networks-on-chip

✍ Scribed by Magdy A. El-Moursy; Heba A. Shawkey

Book ID: 113798390
Publisher: Elsevier Science
Year: 2011
Tongue: English
Weight: 771 KB
Volume: 42
Category: Article
ISSN: 0026-2692
DOI: 10.1016/j.mejo.2011.10.002

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Asynchronous on-chip networks

✍ Amde, M.; Felicijan, T.; Efthymiou, A.; Edwards, D.; Lavagno, L. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 305 KB

Low-power and error protection coding fo

Low-power and error protection coding for network-on-chip traffic

✍ Vitkovski, A.; Jantsch, A.; Lauter, R.; Haukilahti, R.; Nilsson, E. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 389 KB

Network on a chip: modeling wireless net

Network on a chip: modeling wireless networks with asynchronous VLSI

✍ Manohar, R.; Kelly, C., IV 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 776 KB

An asynchronous hierarchical router for

An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip

✍ Walid Lafi; Didier Lattard; Ahmed Jerrya 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 883 KB

Adaptive Low-Power Transmission Coding f

Adaptive Low-Power Transmission Coding for Serial Links in Network-on-Chip

✍ Xianglong Ren; Deyuan Gao; Xiaoya Fan; Jianfeng An 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 468 KB

Low-power algorithm for automatic topolo

Low-power algorithm for automatic topology generation for application-specific networks on chips

✍ Chang, K.-C.; Chen, T.-F. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 613 KB