✦ LIBER ✦

Performance Estimation of Pipelined MultiProcessor System-on-Chips (MPSoCs)

✍ Scribed by Javaid, Haris; Ignjatovic, Aleksander; Parameswaran, Sri

Book ID: 121845400
Publisher: IEEE
Year: 2014
Tongue: English
Weight: 253 KB
Volume: 25
Category: Article
ISSN: 1045-9219
DOI: 10.1109/TPDS.2013.268

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multiprocessor System-on-Chip (MPSoC) Te

Multiprocessor System-on-Chip (MPSoC) Technology

✍ Wolf, W.; Jerraya, A.A.; Martin, G. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 502 KB

Temperature-Aware Task Allocation and Sc

Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design

✍ Xie, Yuan ;Hung, Wei-lun 📂 Article 📅 2006 🏛 Springer 🌐 English ⚖ 440 KB

Models and formal verification of multip

Models and formal verification of multiprocessor system-on-chips

✍ Aske Brekling; Michael R. Hansen; Jan Madsen 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 785 KB

RETRACTED: A pipelined multiprocessor sy

RETRACTED: A pipelined multiprocessor system- on-a-chip (SoC) design methodology for streaming signal processing

✍ Chen, C.-H.; Yao, T.-K.; Dai, J.-H.; Chen, C.-Y. 📂 Article 📅 2012 🏛 SAGE Publications 🌐 English ⚖ 850 KB

Power-performance considerations of para

Power-performance considerations of parallel computing on chip multiprocessors

✍ Li, Jian; Martínez, José F. 📂 Article 📅 2005 🏛 Association for Computing Machinery 🌐 English ⚖ 553 KB

Power-performance considerations of para

Power-performance considerations of parallel computing on chip multiprocessors

✍ Li, Jian; Martínez, José F. 📂 Article 📅 2005 🏛 Association for Computing Machinery 🌐 English ⚖ 553 KB

This paper looks at the power-performance implications of running parallel applications on chip multiprocessors (CMPs). First, we develop an analytical model that, for the first time, puts together parallel efficiency, granularity of parallelism, and voltage/frequency scaling, to establish a formal