✦ LIBER ✦

Parallel pipelined histogram architectures

✍ Scribed by Cadenas, J.; Sherratt, R.S.; Huerta, P.

Book ID: 111917419
Publisher: The Institution of Electrical Engineers
Year: 2011
Tongue: English
Weight: 154 KB
Volume: 47
Category: Article
ISSN: 0013-5194
DOI: 10.1049/el.2011.2390

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Parallel pipelined array architectures f

Parallel pipelined array architectures for real-time histogram computation in consumer devices

✍ Cadenas, J.O.; Sherratt, R.S.; Huerta, P.; Wen-Chung Kao 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 257 KB

Pipelined And Parallel Computer Architec

Pipelined And Parallel Computer Architectures

✍ Passos, N.L. 📂 Article 📅 1998 🏛 IEEE Computer Society 🌐 English ⚖ 124 KB

On the efficiency of parallel pipelined

On the efficiency of parallel pipelined architectures

✍ da Fontoura Costa, L.; Slaets, J.F.W. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 366 KB

Parallel algorithms and architectures ba

Parallel algorithms and architectures based on pipelined optical buses

✍ Guo, Zicheng ;Caulfield, H. John 📂 Article 📅 1995 🏛 The Optical Society 🌐 English ⚖ 210 KB

C-slow retimed parallel histogram archit

C-slow retimed parallel histogram architectures for consumer imaging devices

✍ Cadenas, Jose; Sherratt, R.; Huerta, Pablo; Kao, Wen-Chung; Megson, Graham 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 248 KB

Parallelization of WHILE loops on pipeli

Parallelization of WHILE loops on pipelined architectures

✍ Parthasarathy P. Tirumalai; Meng Lee; Michael S. Schlansker 📂 Article 📅 1991 🏛 Springer US 🌐 English ⚖ 977 KB

Modulo scheduling theory can be applied successfully to overlap Fortran DO loops on pipelined computers issuing multiple operations per cycle both with and without special loop architectural support. This paper shows that a broader class of loops--REPEAT-UNTIL, WHILE, and loops with more than one ex