๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

On the efficiency of parallel pipelined architectures

โœ Scribed by da Fontoura Costa, L.; Slaets, J.F.W.


Book ID
119789227
Publisher
IEEE
Year
1991
Tongue
English
Weight
366 KB
Volume
39
Category
Article
ISSN
1053-587X

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Parallel pipelined histogram architectur
โœ Cadenas, J.; Sherratt, R.S.; Huerta, P. ๐Ÿ“‚ Article ๐Ÿ“… 2011 ๐Ÿ› The Institution of Electrical Engineers ๐ŸŒ English โš– 154 KB
Parallelization of WHILE loops on pipeli
โœ Parthasarathy P. Tirumalai; Meng Lee; Michael S. Schlansker ๐Ÿ“‚ Article ๐Ÿ“… 1991 ๐Ÿ› Springer US ๐ŸŒ English โš– 977 KB

Modulo scheduling theory can be applied successfully to overlap Fortran DO loops on pipelined computers issuing multiple operations per cycle both with and without special loop architectural support. This paper shows that a broader class of loops--REPEAT-UNTIL, WHILE, and loops with more than one ex