✦ LIBER ✦

Optimum LSI implementation for a digital phase-locked loop

✍ Scribed by Wing Leung

Book ID: 117913998
Publisher: IEEE
Year: 1978
Weight: 711 KB
Volume: 25
Category: Article
ISSN: 0098-4094
DOI: 10.1109/tcs.1978.1084464

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Quasi-optimum digital phase-locked loops

Quasi-optimum digital phase-locked loops (Ph.D. Thesis abstr.)

✍ Polk, D. 📂 Article 📅 1973 🏛 IEEE 🌐 English ⚖ 118 KB

A digital phase-locked loop for stuffing

A digital phase-locked loop for stuffing synchronization systems

✍ Yoshinori Rokugo; Masataka Goto; Botaro Hirosaki 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 694 KB

Bit-stream implementation of a phase-loc

Bit-stream implementation of a phase-locked loop

✍ Bradshaw, J.; Madawala, U.; Patel, N. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 711 KB

A high lock-in speed digital phase-locke

A high lock-in speed digital phase-locked loop

✍ Shi Hao; Yan Puqiang 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 337 KB

FPGA implementation of self organizing m

FPGA implementation of self organizing map with digital phase locked loops

✍ Hiroomi Hikawa 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 249 KB

The self-organizing map (SOM) has found applicability in a wide range of application areas. Recently new SOM hardware with phase modulated pulse signal and digital phase-locked loops (DPLLs) has been proposed (Hikawa, 2005). The system uses the DPLL as a computing element since the operation of the

A digital phase-locked loop with and fil

A digital phase-locked loop with and filter

✍ Taiichiro Kurita; Masaki Yokoyama; Shinsaku Mori; Shinji Ozawa 📂 Article 📅 1980 🏛 John Wiley and Sons 🌐 English ⚖ 686 KB