✦ LIBER ✦

Bit-stream implementation of a phase-locked loop

✍ Scribed by Bradshaw, J.; Madawala, U.; Patel, N.

Book ID: 114444668
Publisher: The Institution of Engineering and Technology
Year: 2011
Tongue: English
Weight: 711 KB
Volume: 4
Category: Article
ISSN: 1755-4535
DOI: 10.1049/iet-pel.2010.0009

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Switched-capacitor implementations of ph

Switched-capacitor implementations of phase-locked loops

✍ Mulawka, J.J.; Pakulak, A. 📂 Article 📅 1984 🏛 The Institution of Electrical Engineers ⚖ 533 KB

Optimum LSI implementation for a digital

Optimum LSI implementation for a digital phase-locked loop

✍ Wing Leung 📂 Article 📅 1978 🏛 IEEE ⚖ 711 KB

A sampled phase-locked loop

✍ Atherton, J.P. 📂 Article 📅 1982 🏛 The Institution of Electrical Engineers ⚖ 242 KB

Digital phase-locked loop finds clock si

Digital phase-locked loop finds clock signal in bit stream : John Snyder. Electronics p. 126 (30 August 1979)

📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 118 KB

A 5-GHz injection-locked phase-locked lo

A 5-GHz injection-locked phase-locked loop

✍ Fotis Plessas; Grigorios Kalivas 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 143 KB

## Abstract In this paper, we introduce a 5‐GHz injection‐locked phase‐locked loop (ILPLL). A new method is presented for accurate analysis of the phase‐noise performance of the proposed system. Furthermore, comparison with other phase‐noise‐estimation techniques demonstrates that our method provid

A frequency steered phase-locked loop

✍ Hill, M.T.; Cantoni, A. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 178 KB