✦ LIBER ✦

Optimized ESD protection circuits for high-speed MOS/VLSI

✍ Scribed by Fujishin, E.; Garrett, K.; Levis, M.P.; Motta, R.F.; Hartranft, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new ESD protection concept for VLSI CM

✍ X. Guggenmos; R. Holzner 📂 Article 📅 1992 🏛 Elsevier Science 🌐 French ⚖ 916 KB

Compact MOS-triggered SCR with faster tu

✍ Bo Song; Yan Han; Shurong Dong; Fei Ma; Mingliang Li; Meng Miao; Kehan Zhu 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 552 KB

Whole-chip ESD protection design with ef

✍ Ming-Dou Ker 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 1002 KB

Analysis and design of distributed ESD p

✍ Ito, C.; Banerjee, K.; Dutton, R.W. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 354 KB

Metal--Metal Matrix (M 3) for High-Speed

✍ Sung Mo Kang 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 788 KB

Quadruply self-aligned MOS (QSA MOS)—A n

✍ Ohta, K.; Yamada, K.; Saitoh, M.; Shimizu, K.; Tarui, Y. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 888 KB