✦ LIBER ✦

Optimal Global Interconnects for Networks-on-Chip in Many-Core Architectures

✍ Scribed by A. Balakrishnan; A. Naeemi

Book ID: 123616994
Publisher: IEEE
Year: 2010
Tongue: English
Weight: 293 KB
Volume: 31
Category: Article
ISSN: 0741-3106
DOI: 10.1109/LED.2010.2041319

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An interconnection architecture for netw

An interconnection architecture for network-on-chip systems

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

An interconnect architecture for network

An interconnect architecture for networking systems on chips

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB

Nanoelectronic SET-based core for networ

Nanoelectronic SET-based core for network-on-chip architectures

✍ Pês, B.S.; Guimarães, J.G.; da Costa, J.C. 📂 Article 📅 2014 🏛 Elsevier Science 🌐 English ⚖ 517 KB

[ACM Press the 2012 Interconnection Netw

[ACM Press the 2012 Interconnection Network Architecture - Paris, France (2012.01.25-2012.01.25)] Proceedings of the 2012 Interconnection Network Architecture on On-Chip, Multi-Chip Workshop - INA-OCMC '12 - Optimizing built-in pseudo-random self-testing for network-on-chip switches

✍ Terenzi, Simone; Strano, Alessandro; Bertozzi, Davide 📂 Article 📅 2012 🏛 ACM Press ⚖ 992 KB

An energy consumption characterization o

An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures

✍ Antonio Flores; Juan L. Aragón; Manuel E. Acacio 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 684 KB

[Embedded Systems] Integrated Optical In

[Embedded Systems] Integrated Optical Interconnect Architectures for Embedded Systems || FONoC: A Fat Tree Based Optical Network-on-Chip for Multiprocessor System-on-Chip

✍ O'Connor, Ian; Nicolescu, Gabriela 📂 Article 📅 2012 🏛 Springer New York 🌐 English ⚖ 630 KB

This book provides a broad overview of current research in optical interconnect technologies and architectures. Introductory chapters on high-performance computing and the associated issues in conventional interconnect architectures, and on the fundamental building blocks for integrated optical inte