✦ LIBER ✦

One-chip low-power multiprocessor

✍ Scribed by J-F. Perotto; C. Piguet; C. Voirol

Book ID: 107910314
Publisher: Elsevier Science
Year: 1990
Weight: 283 KB
Volume: 28
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(90)90161-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Calisto: A low-power single-chip multipr

Calisto: A low-power single-chip multiprocessor communications platform

✍ Nickolls, J.; Madar, L.J., III; Johnson, S.; Rustagi, V.; Unger, K.; Choudhury, 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 734 KB

System-level design optimization of reli

System-level design optimization of reliable and low power multiprocessor system-on-chip

✍ Rishad A. Shafik; Bashir M. Al-Hashimi; Jeff S. Reeve 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 959 KB

Power-performance considerations of para

Power-performance considerations of parallel computing on chip multiprocessors

✍ Li, Jian; Martínez, José F. 📂 Article 📅 2005 🏛 Association for Computing Machinery 🌐 English ⚖ 553 KB

Power-performance considerations of para

Power-performance considerations of parallel computing on chip multiprocessors

✍ Li, Jian; Martínez, José F. 📂 Article 📅 2005 🏛 Association for Computing Machinery 🌐 English ⚖ 553 KB

This paper looks at the power-performance implications of running parallel applications on chip multiprocessors (CMPs). First, we develop an analytical model that, for the first time, puts together parallel efficiency, granularity of parallelism, and voltage/frequency scaling, to establish a formal

Power-efficient error tolerance in chip

Power-efficient error tolerance in chip multiprocessors

✍ Rashid, M.W.; Tan, E.J.; Huang, M.C.; Albonesi, D.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 147 KB

Multiprocessor system-on-chip technology

✍ Wolf, W. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 439 KB