✦ LIBER ✦

On–chip multibit–test scheme for VLSI memories

✍ Scribed by Hideto Hidaka; Kazuyasu Fujishima; Masaki Kumanoya; Hideshi Miyatake; Katsumi Dosaka; Yasumasa Nishimura; Tsutomu Yoshihara

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI chip set for 2D HDTV subband filter

✍ Winzker, M.; Gruger, K.; Gehrke, W.; Pirsch, P. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 701 KB

On-Chip Memory Optimization Scheme for V

✍ Chih-Chi Cheng, ; Chao-Tsung Huang, ; Ching-Yeh Chen, ; Chung-Jr Lian, ; Liang-G 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 719 KB

High throughput E-B test system for VLSI

✍ Tetsuo Tada; Tatsuya Ishii; Hironobu Niijima; Yoshio Kohmoto 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 574 KB

[IEEE 24th IEEE VLSI Test Symposium - Be

✍ Datta, R.; Carpenter, G.; Nowka, K.; Abraham, J.A. 📂 Article 📅 2006 🏛 IEEE ⚖ 306 KB

On-chip testing of random access memorie

✍ Kewal K. Saluja 📂 Article 📅 1994 🏛 Springer US 🌐 English ⚖ 813 KB

An efficient on-chip deterministic test

✍ Aloke K. Das; P. Pal Chaudhuri 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 704 KB