On the single processor performance of simple lattice Boltzmann kernels

✍ Scribed by G. Wellein; T. Zeiser; G. Hager; S. Donath

• Book ID: 104014907
• Publisher: Elsevier Science
• Year: 2006
• Tongue: English
• Weight: 375 KB
• Volume: 35
• Category: Article
• ISSN: 0045-7930
• DOI: 10.1016/j.compfluid.2005.02.008

✦ Synopsis

This report presents a comprehensive survey of the effect of different data layouts on the single processor performance characteristics for the lattice Boltzmann method both for commodity ''off-the-shelf'' (COTS) architectures and tailored HPC systems, such as vector computers. We cover modern 64-bit processors ranging from IA32 compatible (Intel Xeon/Nocona, AMD Opteron), superscalar RISC (IBM Power4), IA64 (Intel Itanium 2) to classical vector (NEC SX6+) and novel vector (Cray X1) architectures. Combining different data layouts with architecture dependent optimization strategies we demonstrate that the optimal implementation strongly depends on the architecture used. In particular, the correct choice of the data layout could supersede complex cache-blocking techniques in our kernels. Furthermore our results demonstrate that vector systems can outperform COTS architectures by one order of magnitude.