✦ LIBER ✦

On the Limitations of Silicon for I-MOS Integration

✍ Scribed by Savio, A.; Monfray, S.; Charbuillet, C.; Skotnicki, T.

Book ID: 114619571
Publisher: IEEE
Year: 2009
Tongue: English
Weight: 440 KB
Volume: 56
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2009.2015163

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Limits on Silicon Nanoelectronics for Te

Limits on Silicon Nanoelectronics for Terascale Integration

✍ Meindl, J. D. 📂 Article 📅 2001 🏛 American Association for the Advancement of Scienc 🌐 English ⚖ 1022 KB

Radiation Hardening of MOS Integrated Ci

Radiation Hardening of MOS Integrated Circuits on Silicon

✍ Phillips, D. H. 📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 634 KB

Windowed growth of AlGaN/GaN heterostruc

Windowed growth of AlGaN/GaN heterostructures on Silicon 〈111〉 substrates for future MOS integration

✍ Chyurlia, P. ;Semond, F. ;Lester, T. ;Bardwell, J. A. ;Rolfe, S. ;Cordier, Y. ;B 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 368 KB

## Abstract A novel windowed growth technique that allows for the exposure of a smooth silicon surface for MOS circuitry between AlGaN/GaN HEMT layers has been developed. A sacrificial oxide based dielectric stack is used to protect regions of the silicon surface before growth by ammonia‐MBE. SIMS

I–U Characteristics of MOS Structures on

I–U Characteristics of MOS Structures on Polycrystalline Silicon

✍ Lakshmi, M. V. S. ;Ramkumar, K. 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 440 KB

Limitations of quasi-static capacitance

Limitations of quasi-static capacitance models for the MOS transistor

✍ Paulos, J.J.; Antoniadis, D.A. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 328 KB

MOS Integrated circuits fabricated on mu

MOS Integrated circuits fabricated on multilayer heteroepitaxial silicon-insulator structures for applications to 3-D integrated circuits

✍ Sugiura, S.; Yoshida, T.; Kaneko, Y.; Shono, K.; Dumin, D.J. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 631 KB