<p>This book provides various design techniques for switched-capacitor on-chip high-voltage generators, including charge pump circuits, regulators, level shifters, references, and oscillators. Readers will see these techniques applied to system design in order to address the challenge of how the on-
On-chip High-Voltage Generator Design
โ Scribed by Toru Tanzawa (auth.)
- Publisher
- Springer-Verlag New York
- Year
- 2013
- Tongue
- English
- Leaves
- 195
- Series
- Analog Circuits and Signal Processing 5
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
โฆ Synopsis
This book provides various design techniques for switched-capacitor on-chip high-voltage generators, including charge pump circuits, regulators, level shifters, references, and oscillators. Readers will see these techniques applied to system design in order to address the challenge of how the on-chip high-voltage generator is designed for Flash memories, LCD drivers, and other semiconductor devices to optimize the entire circuit area and power efficiency with a low voltage supply, while minimizing the cost.
โฆ Table of Contents
Front Matter....Pages i-xvii
System Overview and Key Design Considerations....Pages 1-14
Charge Pump Circuit Theory....Pages 15-95
Charge Pump State of the Art....Pages 97-114
Pump Control Circuits....Pages 115-154
System Design....Pages 155-175
Back Matter....Pages 177-179
โฆ Subjects
Circuits and Systems; Electronics and Microelectronics, Instrumentation; Power Electronics, Electrical Machines and Networks
๐ SIMILAR VOLUMES
This is a revised and expanded edition of a 1997 book. It is a comprehensive resource providing accessible information on circuit breakers, from basic design details and applications to equipment selection, specifications, and testing. The volume includes description of electric arcs and other elect
<p><p>This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and int