𝔖 Bobbio Scriptorium

✦ LIBER ✦

On-chip error correcting techniques for new-generation flash memories

✍ Scribed by Gregori, S.; Cabrini, A.; Khouri, O.; Torelli, G.

Book ID: 118694600
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 601 KB
Volume: 91
Category: Article
ISSN: 0018-9219
DOI: 10.1109/jproc.2003.811709

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of on-chip error correction syste

Design of on-chip error correction systems for multilevel NOR and NAND flash memories

✍ Sun, F.; Devarajan, S.; Rose, K.; Zhang, T. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 578 KB

[IEEE Canadian Conference on Electrical

[IEEE Canadian Conference on Electrical and Computer Engineering, 2005. - Saskatoon, SK, Canada (May 1-4, 2005)] Canadian Conference on Electrical and Computer Engineering, 2005. - Auto-calibration technique for on-chip reference voltage generation in ferroelectric memories

✍ Raiter, K.R.; Cockburn, B.F. 📂 Article 📅 2005 🏛 IEEE ⚖ 206 KB