✦ LIBER ✦

Novel high-density low-power logic circuit techniques using DG devices

✍ Scribed by Meng-Hsueh Chiang; Keunwoo Kim; Tretz, C.; Ching-Te Chuang

Book ID: 114617973
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 185 KB
Volume: 52
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2005.856191

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-Density Reduced-Stack Logic Circuit

High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices

✍ Meng-Hsueh Chiang; Keunwoo Kim; Ching-Te Chuang; Tretz, C. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 910 KB

Low Voltage and Low Power Divide-By-2/3

Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique

✍ Yin-Tsung Hwang; Jin-Fa Lin 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 811 KB

Low-power high-speed performance of curr

Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices

✍ Kim, T.; Jeong, Y.; Yang, K. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 417 KB

27.2: High Definition 458 ppi OLED with

27.2: High Definition 458 ppi OLED with Logic Circuit using Low Temperature Single-Crystal-Silicon (LTSS) TFT Backplane Driven by 2.5 V Single Power Supply

✍ Hideto Ohnuma; Takashi Hamada; Akihisa Shimomura; Masaharu Nagai; Keiichi Sekigu 📂 Article 📅 2012 🏛 Wiley (John Wiley & Sons) ⚖ 330 KB

Computer-aided design techniques for low

Computer-aided design techniques for low power sequential logic circuits: J. Monteiro and S. Devadas, Kluwer Academic Publishers, Norwell, MA, 1977, 181 pp., US$88.00, UK£62.50, Dfl.165.00

✍ M.S. Harris 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 80 KB

It is not possible in this review to detail fully and discuss the coverage of material in this large text. Suffice to say that virtually every aspect of the subject is addressed, including inspection, training, quality control and procurement guidelines as well as the technicalities of the subject.

[IEEE 2002 IEEE International Symposium

[IEEE 2002 IEEE International Symposium on Circuits and Systems - Phoenix-Scottsdale, AZ, USA (26-29 May 2002)] 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353) - High-speed low-power logic gates using floating gates

✍ Rodriguez-Villegas, E.; Quintana, J.M.; Avedillo, M.J.; Rueda, A. 📂 Article 📅 2002 🏛 IEEE ⚖ 308 KB