𝔖 Bobbio Scriptorium

✦ LIBER ✦

Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique

✍ Scribed by Yin-Tsung Hwang; Jin-Fa Lin

Book ID: 117939810
Publisher: IEEE
Year: 2012
Tongue: English
Weight: 811 KB
Volume: 20
Category: Article
ISSN: 1063-8210
DOI: 10.1109/tvlsi.2011.2161598

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 International Symposium on Lo

[IEEE 2011 International Symposium on Low Power Electronics and Design (ISLPED) - Fukuoka, Japan (2011.08.1-2011.08.3)] IEEE/ACM International Symposium on Low Power Electronics and Design - 12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2V to 310mV enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics

✍ Fuketa, Hiroshi; Hirairi, Koji; Yasufuku, Tadashi; Takamiya, Makoto; Nomura, Mas 📂 Article 📅 2011 🏛 IEEE ⚖ 851 KB