𝔖 Bobbio Scriptorium

✦ LIBER ✦

Nonbinary LDPC Code Decoder Architecture With Efficient Check Node Processing

✍ Scribed by Kai He; Jin Sha; Zhongfeng Wang

Book ID: 115495795
Publisher: Institute of Electrical and Electronics Engineers
Year: 2012
Tongue: English
Weight: 555 KB
Volume: 59
Category: Article
ISSN: 1549-7747
DOI: 10.1109/tcsii.2012.2195058

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient Shuffled Decoder Architecture

Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes

✍ Lin, Jun; Yan, Zhiyuan 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 728 KB

Efficient Stochastic Decoding of Non-Bin

Efficient Stochastic Decoding of Non-Binary LDPC Codes with Degree-Two Variable Nodes

✍ Sarkis, G.; Gross, W.J. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 99 KB

[IEEE 2011 IEEE 54th International Midwe

[IEEE 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) - Seoul, Korea (South) (2011.08.7-2011.08.10)] 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) - Reduced-memory forward-backward check node processing architecture for non-binary LDPC decoding

✍ Zhang, Xinmiao; Cai, Fang 📂 Article 📅 2011 🏛 IEEE ⚖ 624 KB