Written by a team of two leading experts and two very successful young former PhD students, New Methods of Concurrent Checking describes new methods of concurrent checking, such as partial duplication, use of output dependencies, complementary circuits, self-dual parity, self-dual duplication and ot
New Methods of Concurrent Checking
β Scribed by Michael GΓΆessel, Vitaly Ocheretny, Egor Sogomonyan, Daniel Marienfeld (auth.)
- Publisher
- Springer
- Year
- 2008
- Tongue
- English
- Leaves
- 182
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
New Methods of Concurrent Checking is the ultimate reference to answer the question as to how the best possible state-of-the-art error detection circuits can be designed. The most effective methods of concurrent checking for digital circuits are comprehensively described which were developed in the last 15 years. Some of the methods are published for the first time. How concurrent checking can be combined with soft error correction is also shown for the first time. This book is invaluable in considering the design of reliable systems in the emerging Nanotechnologies with an associated growing number of transient faults.
Written by a team of two leading experts and two very successful young former PhD students, New Methods of Concurrent Checking describes new methods of concurrent checking, such as partial duplication, use of output dependencies, complementary circuits, self-dual parity, self-dual duplication and others. A special chapter demonstrates how the new general methods of concurrent checking can be more specifically applied to regular structures to obtain optimum results. This is exemplified for all types of adders up to 64 bits with a level of detail never before presented in the literature. The clearly written text is illustrated by about 100 figures.
New Methods of Concurrent Checking is approved in many university courses for graduate and undergraduate students, and it is of interest to students and teachers in electrical engineering and computer science, researchers and designers and all readers who are interested in the design and the understanding of reliable circuits and computers.
β¦ Table of Contents
Front Matter....Pages I-VIII
Introduction....Pages 1-4
Physical Faults and Functional Errors....Pages 5-29
Principles of Concurrent Checking....Pages 31-121
Concurrent Checking for the Adders....Pages 123-171
Back Matter....Pages 173-181
β¦ Subjects
Simulation and Modeling
π SIMILAR VOLUMES
This book constitutes the refereed proceedings of the 15th International Conference on Concurrency Theory, CONCUR 2004, held in London, UK in August/September 2004.The 29 revised full papers presented together with 4 invited papers were carefully reviewed and selected from 134 submissions. Among the
With the chip complexity constantly increasing, the difficulty as well as the importance of functional verification of new product designs has been increased. It is not only more important to get error-free designs. Moreover, it becomes an increasingly difficult task for a team of human designers to
<p>Hardware veri?cation is the process of checking whether a design conforms to its speci?cations of functionality and timing. In todayβs design processes it becomes more and more important. Very large scale integrated (VLSI) circuits and the resulting digital systems have conquered a place in almos