✦ LIBER ✦

New global routing subsystem for CMOS gate arrays

✍ Scribed by Lu, A.; Wu, X.; Zhuang, W.; Chen, W.-K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS for high-density gate arrays

✍ Zlamal, Wolfgang 📂 Article 📅 1984 🏛 The Institution of Electrical Engineers ⚖ 903 KB

An algorithm of global routing for gate

✍ Ikuo Harada; Shuji Tsukiyama; Isao Shirakawa 📂 Article 📅 1984 🏛 John Wiley and Sons 🌐 English ⚖ 938 KB

Two CMOS gate arrays for the EPACT exper

✍ Winkert, G. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 557 KB

Distributed-memory parallel routing for

✍ Chan, P.K.; Schlag, M.D.F.; Ebeling, C.; McMurchie, L. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 306 KB

Test Engineering for CMOS Gate Arrays wi

✍ Scherer, Olaf 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 998 KB

An optimized 1.0-μm CMOS technology for

✍ Ushiku, Y.; Kobayashi, T.; Yoshida, A.; Itoh, N.; Nishiyama, A.; Nakata, R. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 948 KB