✦ LIBER ✦

Distributed-memory parallel routing for field-programmable gate arrays

✍ Scribed by Chan, P.K.; Schlag, M.D.F.; Ebeling, C.; McMurchie, L.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Logic synthesis for field-programmable g

✍ Ting-Ting Hwang; Owens, R.M.; Irwin, M.J.; Kuo Hua Wang 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 796 KB

A novel approach to the placement and ro

✍ Siva Nageswara Rao Borra; Annamalai Muthukaruppan; S. Suresh; V. Kamakoti 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 710 KB

Critical path analysis for field-program

📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 332 KB

Cone-based placement for field programma

✍ Banerjee, P.; Saha, D.; Sur-Kolay, S. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 941 KB

A detailed router for field-programmable

✍ Brown, S.; Rose, J.; Vranesic, Z.G. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 854 KB

Technology mapping algorithm for heterog

✍ Lai, Y.-T.; Kao, C.-C. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 158 KB