✦ LIBER ✦

Neural networks and chip design

✍ Scribed by I. Morgenstern

Book ID: 112511378
Publisher: Springer
Year: 1987
Tongue: English
Weight: 542 KB
Volume: 67
Category: Article
ISSN: 1434-6036
DOI: 10.1007/bf01303992

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Electronic neural network chips

✍ Jackel, L. D. ;Graf, H. P. ;Howard, R. E. 📂 Article 📅 1987 🏛 The Optical Society 🌐 English ⚖ 827 KB

A neural network to design neural networ

A neural network to design neural networks

✍ Perfetti, R. 📂 Article 📅 1991 🏛 IEEE ⚖ 494 KB

From designing a single neural network t

From designing a single neural network to designing neural network ensembles

✍ Liu Yong; Zou Xiu-fen 📂 Article 📅 2003 🏛 Wuhan University 🌐 English ⚖ 1002 KB

Network-on-chip architectures and design

Network-on-chip architectures and design methods

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

DESIGN AND LEARNING WITH CELLULAR NEURAL

DESIGN AND LEARNING WITH CELLULAR NEURAL NETWORKS

✍ NOSSEK, JOSEF A. 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 752 KB

The template coefficients (weights) of a CNN which will give a desired performance, can either be found by design or by learning. 'By design' means that the desired function to be performed can be translated into a set of local dynamic rules, while 'by learning' is based exclusively on pairs of inpu

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB