๐”– Scriptorium
โœฆ   LIBER   โœฆ

๐Ÿ“

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures

โœ Scribed by Umit Y. Ogras, Radu Marculescu (auth.)


Publisher
Springer Netherlands
Year
2013
Tongue
English
Leaves
181
Series
Lecture Notes in Electrical Engineering 184
Edition
1
Category
Library

โฌ‡  Acquire This Volume

No coin nor oath required. For personal study only.

โœฆ Synopsis


Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.

In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

โœฆ Table of Contents


Front Matter....Pages i-xiv
Introduction....Pages 1-8
Literature Survey....Pages 9-32
Motivational Example: MPEG-2 Encoder Design....Pages 33-37
Target NoC Platform....Pages 39-47
NoC Performance Analysis....Pages 49-74
Application-Specific NoC Architecture Customization Using Long-Range Links....Pages 75-103
Analysis and Optimization of Prediction-Based Flow Control in Networks-on-Chip....Pages 105-133
Design and Management of VFI Partitioned Networks-on-Chip....Pages 135-154
Conclusion....Pages 155-155
Back Matter....Pages 157-174

โœฆ Subjects


Circuits and Systems; Processor Architectures


๐Ÿ“œ SIMILAR VOLUMES


Modeling and Optimization of Optical Com
โœ Chandra Singh; Rathishchandra R Gatti ๐Ÿ“‚ Library ๐Ÿ“… 2023 ๐Ÿ› Wiley ๐ŸŒ English

MODELING and OPTIMIZATION of OPTICAL COMMUNICATION NETWORKS Optical networks are an integral part of many of the technologies that we use every day. It is a constantly changing and evolving area, with new materials, processes, and applications coming online almost daily. This book provides a b

Performance Analysis and Optimization of
โœ Leonid Ponomarenko, Che Soong Kim, Agassi Melikov (auth.) ๐Ÿ“‚ Library ๐Ÿ“… 2010 ๐Ÿ› Springer-Verlag Berlin Heidelberg ๐ŸŒ English

<p>Promptly growing demand for telecommunication services and information interchange has led to the fact that communication became one of the most dynamical branches of an infrastructure of a modern society. The book introduces to the bases of classical MDP theory; problems of a finding optimal ะกะะก

Performance Analysis and Optimization of
โœ Leonid Ponomarenko, Che Soong Kim, Agassi Melikov ๐Ÿ“‚ Library ๐Ÿ“… 2010 ๐Ÿ› Springer ๐ŸŒ English

<span>Promptly growing demand for telecommunication services and information interchange has led to the fact that communication became one of the most dynamical branches of an infrastructure of a modern society. The book introduces to the bases of classical MDP theory; problems of a finding optimal

Source-Synchronous Networks-On-Chip: Cir
โœ Vassilios V. Dimakopoulos (auth.), Massimo Torquati, Koen Bertels, Sven Karlsson ๐Ÿ“‚ Library ๐Ÿ“… 2014 ๐Ÿ› Springer-Verlag New York ๐ŸŒ English

<p>This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of ho

Source-Synchronous Networks-On-Chip: Cir
โœ Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra (auth.) ๐Ÿ“‚ Library ๐Ÿ“… 2014 ๐Ÿ› Springer New York ๐ŸŒ English

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a

Source-Synchronous Networks-On-Chip: Cir
โœ Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra ๐Ÿ“‚ Library ๐Ÿ“… 2014 ๐Ÿ› Springer ๐ŸŒ English

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a