✦ LIBER ✦

Mixed-Mode Programmable and Scalable Architecture for On-Chip Learning

✍ Scribed by Bassem A. Alhalabi; Magdy A. Bayoumi; Bassem Maaz

Book ID: 110262835
Publisher: Springer
Year: 1999
Tongue: English
Weight: 306 KB
Volume: 18
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1008359305266

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On-Chip Test for Mixed-Signal ASICs usin

On-Chip Test for Mixed-Signal ASICs using Two-Mode Comparators with Bias-Programmable Reference Voltages

✍ Daniela De Venuto; Michael J. Ohletz 📂 Article 📅 2001 🏛 Springer US 🌐 English ⚖ 397 KB

A Broadband and Scalable On-Chip Inducto

A Broadband and Scalable On-Chip Inductor Model Appropriate for Operation Modes of Varying Substrate Resistivities

✍ Jyh-Chyurn Guo; Teng-Yang Tan 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 656 KB

[Lecture Notes in Computer Science] Fiel

[Lecture Notes in Computer Science] Field Programmable Logic and Application Volume 3203 || Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems

✍ Becker, Jürgen; Platzner, Marco; Vernalde, Serge 📂 Article 📅 2004 🏛 Springer Berlin Heidelberg ⚖ 365 KB

A common-mode replica compensated induct

A common-mode replica compensated inductor–capacitor voltage-controlled oscillator for mixed-signal system-on-chip applications

✍ Weilin Xu; Xi Chen; Gaofeng Wang 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 566 KB

## SUMMARY A novel 1.57 GHz complementary metal–oxide semiconductor inductor–capacitor voltage‐controlled oscillator with the common‐mode replica compensation is introduced for mixed‐signal system‐on‐chip applications. In order to alleviate power line disturbances, the center tap node of differenti

[IEEE 2010 International Conference on F

[IEEE 2010 International Conference on Field Programmable Logic and Applications (FPL) - Milan, Italy (2010.08.31-2010.09.2)] 2010 International Conference on Field Programmable Logic and Applications - Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video

✍ Mizuno, Kosuke; Noguchi, Hiroki; He, Guangji; Terachi, Yosuke; Kamino, Tetsuya; 📂 Article 📅 2010 🏛 IEEE ⚖ 979 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Tozeur, Tunisia (2008.03.25-2008.03.27)] 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era - Mixed analog-digital design of a learning nano-circuit for neuronal architectures

✍ He, Michel; Klein, Jacques-Olivier; Belhaire, Eric 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 231 KB