✦ LIBER ✦

MACTIS-A mask checking timing simulator

✍ Scribed by Kawamura, M.; Hirabayashi, K.

Book ID: 114613203
Publisher: IEEE
Year: 1980
Weight: 327 KB
Volume: 27
Category: Article
ISSN: 0098-4094
DOI: 10.1109/tcs.1980.1084758

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

LOMACH — a MOS circuit mask checking log

LOMACH — a MOS circuit mask checking logic simulator

✍ L. Szántó 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 605 KB

Logic simulators were originally developed for logic diagram verification. Their use for mask verification is a complex task of logic diagram recognition based on the information gained from masks to be made. The simulator LOMACH is based on the idea that logic states do not propagate through the no

MACLOS-mask checking logic simulator [fo

MACLOS-mask checking logic simulator [for MOS LSI]

✍ Hirabayashi, K.; Kawamura, M. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 289 KB

MOTA: a MOSFET timing simulator

✍ Jou, S.-J.; Jen, C.-W.; Shen, W.-Z.; Lee, C.-L. 📂 Article 📅 1986 🏛 The Institution of Electrical Engineers ⚖ 743 KB

Teraohmmeter checking with a high-resist

Teraohmmeter checking with a high-resistance simulator

✍ L. S. Kovalev; L. N. Fedchun; P. A. Chernyaev 📂 Article 📅 1979 🏛 Springer US 🌐 English ⚖ 164 KB

A Fast-Timing Simulator for Digital MOS

A Fast-Timing Simulator for Digital MOS Circuits

✍ Tsao, D.; Chin-Fu Chen 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 713 KB

Time for a reality check?

✍ Bennet, Neil 📂 Article 📅 2014 🏛 The Lancet 🌐 English ⚖ 122 KB