𝔖 Bobbio Scriptorium

✦ LIBER ✦

Low voltage circuit design techniques for battery-operated and/or giga-scale DRAMs

✍ Scribed by Yamagata, T.; Tomishima, S.; Tsukude, M.; Tsuruda, T.; Hashizume, Y.; Arimoto, K.

Book ID: 119774428
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 768 KB
Volume: 30
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.475705

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Some circuit design techniques for bipol

Some circuit design techniques for bipolar and MOS pseudologarithmic rectifiers operable on low supply voltage

✍ Kimura, K. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 467 KB

[IEEE 2007 18th European Conference on C

[IEEE 2007 18th European Conference on Circuit Theory and Design (ECCTD '07) - Seville (2007.08.27-2007.08.30)] 2007 18th European Conference on Circuit Theory and Design - Low voltage gain boosting schemes for one stage operational amplifiers

✍ Ramirez-Angulo, J.; Garimella, A.; Kalyani-Garimella, L.M.; Sawant, Milind; Lope 📂 Article 📅 2007 🏛 IEEE ⚖ 277 KB

[IEEE 2011 IEEE 9th International New Ci

[IEEE 2011 IEEE 9th International New Circuits and Systems Conference (NEWCAS) - Bordeaux, France (2011.06.26-2011.06.29)] 2011 IEEE 9th International New Circuits and systems conference - A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs

✍ Osaki, Yuji; Hirose, Tetsuya; Kuroki, Nobutaka; Numa, Masahiro 📂 Article 📅 2011 🏛 IEEE ⚖ 136 KB

[IEEE 2005 International Conference on I

[IEEE 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005. - Austin, TX, USA (2005.05.11-2005.05.11)] 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005. - Low-power high-speed level shifter design for block-level dynamic voltage scaling environment

✍ Tran, C.Q.; Kawaguchi, H.; Sakurai, T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 616 KB

[IEEE The 2004 47th Midwest Symposium on

[IEEE The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04. - Hiroshima, Japan (July 25-28, 2004)] The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04. - Design techniques for CMOS very-low-voltage operational amplifiers with enhanced power supply rejection ratio

✍ Tsung-Sum Lee, ; Wei-Chang Liu, ; Chun-Teng Chung, 📂 Article 📅 2004 🏛 IEEE ⚖ 429 KB

[IEEE 43rd IEEE Midwest Symposium on Cir

[IEEE 43rd IEEE Midwest Symposium on Circuits and Systems - Lansing, MI, USA (8-11 Aug. 2000)] Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144) - A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design

✍ Jie Yan, ; Geiger, R.L. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 297 KB