Low Power Design Methodologies presents the first in-depth coverage of all the layers of the design hierarchy, ranging from the technology, circuit, logic and architectural levels, up to the system layer. The book gives insight into the mechanisms of power dissipation in digital circuits and present
Low Power Design Methodologies
β Scribed by Jan M. Rabaey, Massoud Pedram, Paul E. Landman (auth.), Jan M. Rabaey, Massoud Pedram (eds.)
- Publisher
- Springer US
- Year
- 1996
- Tongue
- English
- Leaves
- 372
- Series
- The Springer International Series in Engineering and Computer Science 336
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
Low Power Design Methodologies presents the first in-depth coverage of all the layers of the design hierarchy, ranging from the technology, circuit, logic and architectural levels, up to the system layer. The book gives insight into the mechanisms of power dissipation in digital circuits and presents state of the art approaches to power reduction. Finally, it introduces a global view of low power design methodologies and how these are being captured in the latest design automation environments.
The individual chapters are written by the leading researchers in the area, drawn from both industry and academia. Extensive references are included at the end of each chapter.
Audience: A broad introduction for anyone interested in low power design. Can also be used as a text book for an advanced graduate class. A starting point for any aspiring researcher.
β¦ Table of Contents
Front Matter....Pages i-xiii
Introduction....Pages 1-18
Front Matter....Pages 19-19
Device and Technology Impact on Low Power Electronics....Pages 21-35
Low Power Circuit Techniques....Pages 37-64
Energy-Recovery CMOS....Pages 65-100
Low Power Clock Distribution....Pages 101-125
Front Matter....Pages 127-127
Logic Synthesis for Low Power....Pages 129-160
Low Power Arithmetic Components....Pages 161-200
Low Power Memory Design....Pages 201-251
Front Matter....Pages 253-253
Low-Power Microprocessor Design....Pages 255-288
Portable Video-on-Demand in Wireless Communication....Pages 289-334
Algorithm and Architectural Level Methodologies for Low Power....Pages 335-362
Back Matter....Pages 363-367
β¦ Subjects
Circuits and Systems; Electrical Engineering
π SIMILAR VOLUMES
<p><P><EM>"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to
Power Aware Design Methodologies was conceived as an effort to bring all aspects of power-aware design methodologies together in a single document. It covers several layers of the design hierarchy from technology, circuit logic, and architectural levels up to the system layer. It includes discussion
<p><i>High-Density Integrated Electrocortical Neural Interfaces </i>provides a basic understanding, design strategies and implementation applications for electrocortical neural interfaces with a focus on integrated circuit design technologies. A wide variety of topics associated with the design and
<P>βTools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to descri
This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. In addition to providing a theoretical basis for these techniques