<p><em>Logic Synthesis for Low Power VLSI Designs</em> presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and ana
Logic synthesis for low power VLSI designs
β Scribed by Iman, Sasan; Pedram, Massoud
- Publisher
- Kluwer Academic Publishers,Springer
- Year
- 1998
- Tongue
- English
- Leaves
- 258
- Edition
- 1998
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis
β¦ Table of Contents
Content: I. Background, Terminology, and Power Modeling. 1. Introduction. 2. Technology Independent Power Analysis and Modeling --
II. Two-level Function Optimization for Low Power. 3. Two-Level Logic Minimization in CMOS Circuits. 4. Two-Level Logic Minimization in PLAs --
III. Multi-level Network Optimization for Low Power. 5. Logic Restructuring for Low Power. 6. Logic Minimization for Low Power. 7. Technology Dependent Optimization for Low Power / Chi-ying Tsui. 8. Post Mapping Structural Optimization for Low Power --
IV. Power Optimization Methodology. 9. POSE: Power Optimization and Synthesis Environment --
V. Conclusion. 10. Concluding Remarks.
β¦ Subjects
Low voltage integrated circuits;Computer-aided design.;Logic design;Data processing.;Metal oxide semiconductors, Complementary;Computer-aided design.;Circuits inteΜgreΜs aΜ faible consommation;Conception et construction;Informatique.;Structure logique;Informatique.;Conception assisteΜe par ordinateur.;MOS compleΜmentaires;Conception et construction;Informatique.
π SIMILAR VOLUMES
<p>The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the imporΒ tance of logic minimization
<p>This book teaches basic and advanced concepts, new methodologies and recent developments in VLSI technology with a focus on low power design. It provides insight on how to use Tanner Spice, Cadence tools, Xilinx tools, VHDL programming and Synopsis to design simple and complex circuits using late
Low-Power Digital VLSI Design: Circuits and Systems addresses both process technologies and device modeling. Power dissipation in CMOS circuits, several practical circuit examples, and low-power techniques are discussed. Low-voltage issues for digital CMOS and BiCMOS circuits are emphasized. The boo