Logic Minimization Algorithms for VLSI S
β Brayton R.K., Hachtel G.D., et al.
π Library
π
1984
π Springer
π English
β¦ LIBER β¦
π
Logic minimization algorithms for VLSI synthesis
β Scribed by Robert King Brayton; et al
- Publisher
- Kluwer Academic Publishers
- Year
- 1984
- Tongue
- English
- Leaves
- 207
- Series
- Kluwer international series in engineering and computer science, SECS 2.; Kluwer international series in engineering and computer science., VLSI, computer architecture, and digital signal processing
- Category
- Library
β¬ Acquire This Volume
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
Logic Minimization Algorithms for VLSI S
β Robert K. Brayton, Gary D. Hachtel, Curtis T. McMullen, Alberto L. Sangiovanni-V
π Library
π
1984
π Springer US
π English
<p>The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the imporΒ tance of logic minimization
Logic Minimization Algorithms for VLSI S
β Robert K. Brayton, Gary D. Hachtel, C. McMullen, Alberto L. Sangiovanni-Vincente
π Library
π
1984
π Springer
π English
<span>The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the imporΒ tance of logic minimizat
Algorithms and Techniques for VLSI Layou
β Dwight Hill, Don Shugard, John Fishburn, Kurt Keutzer
π Library
π
1988
π Springer
π English
Algorithms and Techniques for VLSI Layou
β Dwight Hill, Don Shugard, John Fishburn, Kurt Keutzer (auth.)
π Library
π
1988
π Springer US
π English
<p>This book describes a system of VLSI layout tools called IDA which stands for "Integrated Design Aides. " It is not a main-line production CAD environment, but neither is it a paper tool. Rather, IDA is an experimental environment that serves to test out CAD ideas in the crucible of real chip des
Logic Synthesis for Low Power VLSI Desig
β Sasan Iman, Massoud Pedram (auth.)
π Library
π
1998
π Springer US
π English
<p><em>Logic Synthesis for Low Power VLSI Designs</em> presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and ana