✦ LIBER ✦

Limitations of switch level analysis for bridging faults

✍ Scribed by Rajsuman, R.; Malaiya, Y.K.; Jayasumana, A.P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Circuit-level dictionaries of CMOS bridg

✍ Lee, T.; Weitong Chuang; Hajj, I.N.; Fuchs, W.K. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 781 KB

Dynamic interlocking for fault-level lim

✍ Oed, R.G. 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 724 KB

Behavior Analysis of Internal Feedback B

✍ Yukiya Miura; Shuichi Seno 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 147 KB

Current testability analysis of feedback

✍ Roca, M.; Rubio, A. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 858 KB

Testability analysis at switch level for

✍ Li Shen 📂 Article 📅 1990 🏛 Springer 🌐 English ⚖ 296 KB

Special applications of the voting model

✍ Millman, S.D.; Acken, J.M. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 820 KB