On the models for designing VLSI asynchr
β
Tam-Anh Chu
π
Article
π
1986
π
Elsevier Science
π
English
β 910 KB
Designing asynchronous circuits in a large scale using the traditional approaches is impractical because it is difficult to control the relative delays of logic components. This problem is especially severe in VLSI circuits as one has even less control over the critical delays. We present two well-k