✦ LIBER ✦

Interconnect Design Challenges in Nano CMOS Circuit

✍ Scribed by Masu, Kazuya; Amakawa, Shuhei; Ito, Hiroyuki; Ishihara, Noboru

Book ID: 126177572
Publisher: Trans Tech Publications, Ltd.
Year: 2011
Tongue: English
Weight: 433 KB
Volume: 470
Category: Article
ISSN: 1662-9795
DOI: 10.4028/www.scientific.net/KEM.470.224

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Nano-CMOS Circuit and Physical Design

✍ Ban Wong, Anurag Mittal, Yu Cao, Greg W. Starr 📂 Library 📅 2004 🏛 Wiley-Interscience 🌐 English ⚖ 6 MB

Based on the authors' expansive collection of notes taken over the years, Nano-CMOS Circuit and Physical Design bridges the gap between physical and circuit design and fabrication processing, manufacturability, and yield. This innovative book covers: process technology, including sub-wavelength opti

Design of nonlinear CMOS circuits in the

Design of nonlinear CMOS circuits in the Nano-GHz Era and its mathematical challenges

✍ W. Mathis; J.-K. Bremer 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 387 KB

Nano-CMOS Circuit and Physical Design [B

Nano-CMOS Circuit and Physical Design [Book Review]

📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 32 KB

Guest Editors' Introduction: Reliability

Guest Editors' Introduction: Reliability Challenges in Nano-CMOS Design

✍ Cao, Yu; Tschanz, Jim; Bose, Pradip 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 52 KB

Power dissipation and interconnect noise

Power dissipation and interconnect noise challenges in nanometer CMOS technologies

✍ Ekekwe, Ndubuisi 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 1004 KB

Alalog circuit design in nanoscale CMOS

📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 429 KB