✦ LIBER ✦

Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs

✍ Scribed by Mohankumar, N.; Syamal, B.; Sarkar, C.K.

Book ID: 114619921
Publisher: IEEE
Year: 2010
Tongue: English
Weight: 397 KB
Volume: 57
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2010.2040662

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Gate material engineered-trapizoidal rec

Gate material engineered-trapizoidal recessed channel MOSFET for high-performance analog and RF applications

✍ Priyanka Malik; Sona P. Kumar; Rishu Chaujar; Mridula Gupta; R. S. Gupta 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 398 KB

## Abstract In this article, device characteristics of gate material engineered‐trapezoidal recessed channel (GME‐TRC) MOSFET are investigated using device simulators, ATLAS and DEVEDIT. Further, proposed device is examined for cutoff frequency (__F__~T~) and parasitic capacitances, and result offe

Influence of device engineering on the a

Influence of device engineering on the analog and RF performances of SOI MOSFETs

✍ Kilchytska, V.; Neve, A.; Vancaillie, L.; Levacq, D.; Adriaensen, S.; van Meer, 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 981 KB

Study of body and oxide thickness variat

Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs

✍ Pati, Sudhansu Kumar; Koley, Kalyan; Dutta, Arka; Mohankumar, N.; Sarkar, Chanda 📂 Article 📅 2014 🏛 Elsevier Science 🌐 English ⚖ 910 KB

On the gate capacitance limits of nanosc

On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs

✍ Lixin Ge; Gamiz, F.; Workman, G.O.; Veeraraghavan, S. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 261 KB

Analog and RF performance investigation

Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model

✍ Sarkar, Angsuman; De, Swapnadip; Dey, Anup; Sarkar, Chandan Kumar 📂 Article 📅 2012 🏛 Springer 🌐 English ⚖ 732 KB

Impact of laterally asymmetric channel a

Impact of laterally asymmetric channel and gate stack architecture on device performance of surrounding gate MOSFETs

✍ Harsupreet Kaur; Sneha Kabra; Subhasis Haldar; R. S. Gupta 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 310 KB

## Abstract A new device design laterally asymmetric channel gate stack (LACGAS) SGT is proposed, and its impact on device performance is examined. By using analytical modeling and numerical simulations, the novel features of this structure are studied, and it is demonstrated that LACGAS offers sup