✦ LIBER ✦

Inductance in VLSI interconnection modelling

✍ Scribed by Moll, F.; Roca, M.; Rubio, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Inductance and capacitance analytic form

✍ Delorme, N.; Belleville, M.; Chilo, J. 📂 Article 📅 1996 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 215 KB

SPIDER: capacitance modelling for VLSI i

✍ Ning, Z.-Q.; Dewilde, P.M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 643 KB

Interconnection delays in MOSFET VLSI

✍ Elmasry, M.I. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 647 KB

Crosstalk in VLSI interconnections

✍ Vittal, A.; Chen, L.H.; Marek-Sadowska, M.; Kai-Ping Wang; Yang, S. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 401 KB

Optimizing VLSI interconnect model for S

✍ Juliusz Poltz 📂 Article 📅 1994 🏛 Springer 🌐 English ⚖ 674 KB

Transmission line models for lossy waveg

✍ Brews, J.R. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 994 KB