✦ LIBER ✦

Incremental Design Debugging in a Logic Synthesis Environment

✍ Scribed by Andreas Veneris; Jiang Brandon Liu

Book ID: 106384203
Publisher: Springer US
Year: 2005
Tongue: English
Weight: 883 KB
Volume: 21
Category: Article
ISSN: 0923-8174
DOI: 10.1007/s10836-005-0335-9

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Towards a Design Flow for Reversible Log

Towards a Design Flow for Reversible Logic || Formal Verification and Debugging

✍ Wille, Robert; Drechsler, Rolf 📂 Article 📅 2010 🏛 Springer Netherlands 🌐 Dutch ⚖ 541 KB

The development of computing machines found great success in the last decades. But the ongoing miniaturization of integrated circuits will reach its limits in the near future. Shrinking transistor sizes and power dissipation are the major barriers in the development of smaller and more powerful circ

Visualization and debugging in a heterog

Visualization and debugging in a heterogeneous environment

✍ Beguelin, A.; Dongarra, J.; Geist, A.; Sunderam, V. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 929 KB

Efficient debugging in a formal verifica

Efficient debugging in a formal verification environment

✍ Fady Copty; Amitai Irron; Osnat Weissberg; Nathan Kropp; Gila Kamhi 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 516 KB

A logic for synthesis design

✍ James B. Hendrickson; Elaine Braun-Keller; Glenn A. Toczko 📂 Article 📅 1981 🏛 Elsevier Science 🌐 French ⚖ 960 KB

A rapid prototyping environment for teac

A rapid prototyping environment for teaching digital logic design

✍ Zemva, A.; Trost, A.; Zajc, B. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 6 KB

A rapid prototyping environment for teac

A rapid prototyping environment for teaching digital logic design

✍ Zemva, A.; Trost, A.; Zajc, B. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 6 KB