✦ LIBER ✦

Efficient debugging in a formal verification environment

✍ Scribed by Fady Copty; Amitai Irron; Osnat Weissberg; Nathan Kropp; Gila Kamhi

Book ID: 106245341
Publisher: Springer
Year: 2003
Tongue: English
Weight: 516 KB
Volume: 4
Category: Article
ISSN: 1433-2779
DOI: 10.1007/s10009-002-0097-y

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Towards a Design Flow for Reversible Log

Towards a Design Flow for Reversible Logic || Formal Verification and Debugging

✍ Wille, Robert; Drechsler, Rolf 📂 Article 📅 2010 🏛 Springer Netherlands 🌐 Dutch ⚖ 541 KB

The development of computing machines found great success in the last decades. But the ongoing miniaturization of integrated circuits will reach its limits in the near future. Shrinking transistor sizes and power dissipation are the major barriers in the development of smaller and more powerful circ

A formal semantics for program debugging

✍ Wei Li; Ning Li 📂 Article 📅 2011 🏛 Science in China Press (SCP) 🌐 English ⚖ 478 KB

A Formal Verification Environment for Ra

A Formal Verification Environment for Railway Signaling System Design

✍ Cinzia Bernardeschi; Alessandro Fantechi; Stefania Gnesi; Salvatore Larosa; Gior 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 316 KB

Visualization and debugging in a heterog

Visualization and debugging in a heterogeneous environment

✍ Beguelin, A.; Dongarra, J.; Geist, A.; Sunderam, V. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 929 KB

Incremental Design Debugging in a Logic

Incremental Design Debugging in a Logic Synthesis Environment

✍ Andreas Veneris; Jiang Brandon Liu 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 883 KB

A study about the efficiency of formal h

A study about the efficiency of formal high-level synthesis applied to verification

✍ José M. Mendı́as; Román Hermida; Olga Peñalba 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 643 KB

The use of a formal synthesis system is proposed as an efficient alternative for the formal verification of RT-level circuits obtained from algorithmic-level specifications by high-level synthesis (HLS) tools. The goal of the proposal is to recreate, within the formal synthesis system, any design pr