✦ LIBER ✦

Impact of clock slope on true single phase clocked (TSPC) CMOS circuits

✍ Scribed by Larsson, P.; Svensson, C.

Book ID: 119774024
Publisher: IEEE
Year: 1994
Tongue: English
Weight: 338 KB
Volume: 29
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.293119

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A true single-phase-clock dynamic CMOS c

A true single-phase-clock dynamic CMOS circuit technique

✍ Ji-Ren, Y.; Karlsson, I.; Svensson, C. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 481 KB

A 1.6-GHz dual modulus prescaler using t

A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)

✍ Navarro Soares, J., Jr.; Van Noije, W.A.M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 535 KB

[IEEE 1988., IEEE International Symposiu

[IEEE 1988., IEEE International Symposium on Circuits and Systems - Espoo, Finland (7-9 June 1988)] 1988., IEEE International Symposium on Circuits and Systems - True single phase clock dynamic CMOS circuit technique

✍ Karlsson, I. 📂 Article 📅 1988 🏛 IEEE ⚖ 287 KB

A comparative study of glitch-free true

A comparative study of glitch-free true single-phase clocked D flip-flop circuits at low supply voltage

✍ Hanho Lee; Gerald E. Sobelman 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 468 KB

This paper investigates the characteristics and performances of several true single-phase clocked (TSPC) D flip-flops (D-FFs) at low supply voltage. We propose a new glitch-free D-FF for low-voltage operation. Since the dynamic power consumption in CMOS is proportional to V~d, decreasing the supply

[IEEE 2010 53rd IEEE International Midwe

[IEEE 2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) - Seattle, WA, USA (2010.08.1-2010.08.4)] 2010 53rd IEEE International Midwest Symposium on Circuits and Systems - TSPC-DICE: A single phase clock high performance SEU hardened flip-flop

✍ Jahinuzzaman, Shah M.; Islam, Riadul 📂 Article 📅 2010 🏛 IEEE ⚖ 885 KB

[IEEE 2002 Symposium on VLSI Circuits. D

[IEEE 2002 Symposium on VLSI Circuits. Digest of Technical Papers - Honolulu, HI, USA (13-15 June 2002)] 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) - A 5 Gbps CMOS frequency tolerant multi phase clock recovery circuit

✍ Iwata, T.; Hirata, T.; Sugimoto, H.; Kimura, H.; Yoshikawa, T. 📂 Article 📅 2002 🏛 IEEE ⚖ 161 KB