✦ LIBER ✦

A true single-phase-clock dynamic CMOS circuit technique

✍ Scribed by Ji-Ren, Y.; Karlsson, I.; Svensson, C.

Book ID: 118244956
Publisher: IEEE
Year: 1987
Tongue: English
Weight: 481 KB
Volume: 22
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1987.1052831

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Impact of clock slope on true single pha

Impact of clock slope on true single phase clocked (TSPC) CMOS circuits

✍ Larsson, P.; Svensson, C. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 338 KB

A 1.6-GHz dual modulus prescaler using t

A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)

✍ Navarro Soares, J., Jr.; Van Noije, W.A.M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 535 KB

A safe single-phase clocking scheme for

A safe single-phase clocking scheme for CMOS circuits

✍ Lu, S.-L. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 370 KB

[IEEE 1988., IEEE International Symposiu

[IEEE 1988., IEEE International Symposium on Circuits and Systems - Espoo, Finland (7-9 June 1988)] 1988., IEEE International Symposium on Circuits and Systems - True single phase clock dynamic CMOS circuit technique

✍ Karlsson, I. 📂 Article 📅 1988 🏛 IEEE ⚖ 287 KB

A 4-Gb/s CMOS clock and data recovery ci

A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique

✍ Seong-Jun Song; Sung Min Park; Hoi-Jun Yoo 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 573 KB

A comparative study of glitch-free true

A comparative study of glitch-free true single-phase clocked D flip-flop circuits at low supply voltage

✍ Hanho Lee; Gerald E. Sobelman 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 468 KB

This paper investigates the characteristics and performances of several true single-phase clocked (TSPC) D flip-flops (D-FFs) at low supply voltage. We propose a new glitch-free D-FF for low-voltage operation. Since the dynamic power consumption in CMOS is proportional to V~d, decreasing the supply