๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Image component labeling on reconfigurable processor array

โœ Scribed by M Maresca; P Baglietto; A Giordano

Publisher
Elsevier Science
Year
1993
Weight
592 KB
Volume
38
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Image processing on a reconfigurable arr
Image processing on a reconfigurable array of processors with wider bus networks
โœ Shung-Shing Lee; Shi-Jinn Horng; Horng-Ren Tsai; Yu-Hua Lee ๐Ÿ“‚ Article ๐Ÿ“… 1997 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 775 KB

Based on the reconfigurable array of processors with wider bus networks, we propose a series of algorithms for image processing. Conventionally, only one bus is connected between two processors but in this machine it has a set of buses. Such a characteristic increases the computation power of this m

Connected component labeling for binary
Connected component labeling for binary images on a reconfigurable mesh architecture
โœ Prabir Bhattacharya ๐Ÿ“‚ Article ๐Ÿ“… 1996 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 311 KB

We show how some existing component labeling algorithms for binary images could be speeded up by using the reconfigurable mesh architecture. Two algorithms are presented, the first one uses the ability of the reconfigurable mesh to perform certain operations in constant time, and the second one uses