𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Automated clock inference for stream function-based system level specifications

✍ Scribed by Talpin, J.-P.; Shukla, S.K.

Book ID: 126671385
Publisher: IEEE
Year: 2005
Weight: 162 KB
Category: Article
ISBN-13: 9780780395718
DOI: 10.1109/HLDVT.2005.1568815

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Automatic abstraction refinement for Petri nets verification

✍ Zhenyu Chen, ; Conghua Zhou, ; Decheng Ding, 📂 Article 📅 2005 🏛 IEEE ⚖ 204 KB

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Cosimulation of ITRON-based embedded software with systemc

✍ Chikada, S.; Honda, S.; Tomiyama, H.; Takada, H. 📂 Article 📅 2005 🏛 IEEE ⚖ 544 KB

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - A software test program generator for verifying system-on-chips

✍ Cheng, A.; Cheng-Chew Lim, ; Parashkevov, A. 📂 Article 📅 2005 🏛 IEEE ⚖ 303 KB

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Establishing latch correspondence for embedded circuits of PowerPC microprocessors

✍ Anand, H.; Bhadra, J.; Sen, A.; Abadir, M.S.; Davis, K.G. 📂 Article 📅 2005 🏛 IEEE ⚖ 241 KB

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - A method for generation of GSTE assertion graphs

✍ Smith, E. 📂 Article 📅 2005 🏛 IEEE ⚖ 259 KB

[IEEE Tenth IEEE International High-Leve

[IEEE Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - Napa Valley, CA, USA (Nov. 30-Dec. 2, 2005)] Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. - VERISEC: VERIfying equivalence of SEquential Circuits using SAT

✍ Syal, M.; Hsiao, M.S. 📂 Article 📅 2005 🏛 IEEE ⚖ 201 KB