𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - A novel parallel architecture for low voltage-low power DLL-based frequency multiplier

✍ Scribed by Gholami, Mohammad; Sharifkhani, Mohammad; Hashemi, Mohsen

Book ID: 121848617
Publisher: IEEE
Year: 2011
Weight: 155 KB
Category: Article
ISBN: 1612848990
DOI: 10.1109/DTIS.2011.5941408

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band

✍ Gholami, Mohammad; Sharifkhani, Mohammad; Hashemi, Mohsen 📂 Article 📅 2011 🏛 IEEE ⚖ 177 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Power-aware selection policy for networks on chip

✍ Salemi, Diana; Palesi, Maurizio; Catania, Vincenzo 📂 Article 📅 2011 🏛 IEEE ⚖ 247 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Optimizing memory BIST Address Generator implementations

✍ van de Goor, Ad J.; Kukner, Halil; Hamdioui, Said 📂 Article 📅 2011 🏛 IEEE ⚖ 516 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Cryptographic algorithms-on-a-chip: Architectures, designs & implementation platforms

✍ Sklavos, Nicolas 📂 Article 📅 2011 🏛 IEEE ⚖ 56 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Implementation of a threaded dataflow multiprocessor using FPGAs

✍ Tatas, Konstantinos; Kyriacou, Costas 📂 Article 📅 2011 🏛 IEEE ⚖ 306 KB

[IEEE Technology of Integrated Systems i

[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Dynamic LDPC codes for nanoscale memory with varying fault arrival rates

✍ Ghosh, Shalini; Lincoln, Patrick D. 📂 Article 📅 2011 🏛 IEEE ⚖ 179 KB